// PROJECTS
A mix of client work, open-source tools and personal experiments.
A from-scratch RV32I processor in Verilog, with single-cycle and 5-stage pipelined implementations, hazard handling, and M-extension support.